low-noise amplifiers (LNAs), to intermediate frequency (IF) amplifiers, have been demonstrated using GaN high-electronmobility transistors (HEMTs). For example, a class-E PA has been demonstrated to operate reliably up to 150°C using AlGaN/GaN HEMT [6] . The operation of an AlGaN/GaNbased PA has been demonstrated at 200°C in [7] . Early works also demonstrated the successful operation of a wideband LNA up to 230°C using commercial GaN/SiC HEMTs [8] . Utilizing the same technology, an IF variable gain amplifier with a center frequency of 97.5 MHz has been shown to work from 25°C to 230°C [9] . The maximum operating temperature of amplifiers (230°C) in [8] and [9] is governed by the rated junction temperature of their constituent GaN/SiC HEMTs. This maximum operating temperature can be extended, in theory, to 500°C by using our in-house developed 4H-SiC bipolar junction transistors (BJTs) [10] . However, the temperature ratings of currently available commercial passives, especially capacitors, limit the maximum operating temperature to around 250°C. Due to the relatively modest power gain of the current in-house SiC BJTs at high temperature and high frequencies, we envision receiver topologies, where the majority of the receiver gain is provided at IFs after downconverting the input signal. In that regard, we present a two-stage small signal IF amplifier for high-temperature communication receivers. The proposed amplifier is based on a 4H-SiC bipolar technology and is shown to operate successfully from room temperature up to 251°C. This paper is organized as follows. Section II presents the fabrication and characterization of SiC BJTs used to design the proposed IF amplifier. Section III describes the circuit design. Section IV shows the measurement results at various temperatures. The conclusions are drawn in Section V.
II. DEVICE FABRICATION AND CHARACTERIZATION
The active devices used in the proposed IF amplifier are in-house 4H-SiC BJTs. The fabrication process and electrical characterization of the BJTs are described in this section.
A. Device Fabrication
The BJTs were fabricated on a 4-in, 4°off-axis 4H-SiC n + substrate with six epi-layers. The BJTs used in this paper have two emitter fingers with a finger length and width of 40 and 10 μm, respectively. Fig. 1 shows the crosssectional view of a single finger structure along-with the nominal thickness and doping concentration of each of the six epi-layers. Reactive ion etching was utilized to structure the emitter, base, and collector layers. The final collector mesa to the p-isolation layer was formed to separate the onwafer devices from each other. The etching uniformity of ±7% was achieved by controlled SiC dry etching [11] , [12] . Improving the surface morphology after dry etching and surface passivation minimizes the surface recombination and significantly increases the current gain. A dry sacrificial oxidation was grown in O 2 for 1 h to smoothen the surface after the etching steps. Next, a 40-nm-thick Si O 2 was deposited using low-temperature plasma enhanced chemical vapor deposition (PECVD) and annealed at 1250°C in N 2 O for 1 h to form passivation layer [13] . Around 100-nm-thick layer of Ni was deposited and patterned on the emitter and collector. The wafer was annealed at 950°C for 1 min to form the ohmic n-contacts. A 110-nm metal stack layer of Ni/Ti/Al with a ratio of 10/15/85 was patterned on the base and annealed at 820°C for 2 min to form the p-contacts. Contact resistivities of 5 × 10 −6 · cm 2 and 8 × 10 −4 · cm 2 for the n-and p-ohmic contacts were achieved, respectively. A PECVD oxide layer with a thickness of 1 μm was deposited. The oxide openings to the metal contacts were formed by dry etching. A 500-nm Ti/TiW/Al metallization was sputtered and patterned to form the first interconnection layer. Subsequently, to form the second interconnection metal layer, a 1-μm PECVD oxide was deposited as the insulator layer and the contact windows were opened. Finally, 1-μm Ti/TiW/Al metallization layer was sputtered to make metal pads. In [10] , we have shown that electromigration becomes a dominant failure mode, limiting the operation time to a few hours at high temperature. That motivates using a dedicated hightemperature metallization [14] , [15] . The above-mentioned metallization system was used for initial testing at 300°C without any complications.
B. Device Characterization
The dc characterization of the fabricated devices was performed using a semiconductor characterization system by Keithley (SCS-4200). Fig. 2(a) shows the measured collector current (I C ) and base current (I B ) of a fabricated device as a function of base-emitter voltage (V BE ) over a wide temperature range. The base-collector voltage (V CB ) was kept constant at 3 V throughout the measurement. The output characteristics of the transistor at I B = 200 μA are shown in Fig. 2(b) . Fig. 3 shows the measured forward current gain (β) as a function of I C . It can be seen that the maximum value of β decreases with temperature from 54 at 25°C to 24 at 300°C. The decrease in β with temperature in SiC BJTs is related to the concentration of ionized dopants in the base region [16] .
The S-parameters of the aforementioned device were measured to extract two important RF figures of merit, i.e., unity current gain bandwidth ( f T ) and maximum oscillation frequency ( f MAX ). The S-parameters were measured with an Agilent vector network analyzer (VNA) (8361A), using high-temperature RF probes (40A-GSG-150-DP-HT by PicoProbe) mounted on a manual probe station. Before measurements, the VNA was calibrated at room temperature using short/open/load/though standards on a calibration substrate by GGB Industries Inc. Fig. 4 (a) and (b) shows the extracted values of f T and f MAX as a function of I C , respectively. As temperature increased from 25°C to 300°C, the maximum values of f T and f MAX decreased by 42% and 23%, respectively. The relatively low values of f MAX as compared to f T are attributed to the high base resistance of SiC BJTs [17] . 
III. AMPLIFIER DESIGN
The amplifier design considerations from the selection of optimum biasing, topology, issues pertaining to gain, and noise of the amplifier as a function of matching to high-temperature prototyping are addressed in this section.
A. Selection of Bias Point, Topology, and Matching Network
The amplifier is designed for an IF of 59 MHz. The design frequency is selected as a tradeoff, dictated at the high end by the power gain of the fabricated devices and at the low end by the practical limitations on the size of passives. Fig. 5 shows the maximum available power gain (MAG) versus I C plot of the BJT in common-emitter (CE) configuration, at the design frequency. Note that the MAG varies marginally above 10 mA at all the measured temperatures. Therefore, increasing I C above 10 mA would only increase the dc power consumption of the BJT, without significantly improving its MAG. At 10 mA, the MAG of a single BJT is 12 dB at room temperature, which degrades to around 10 dB at 300°C. To increase the gain of the amplifier, a cascade of two BJTs in CE configuration, each biased at 10 mA, was selected. With lossless conjugate matching, a two-stage topology comprising identical gain stages can theoretically provide twice as much gain (in dBs) as a single stage. Conjugate matching, however, does not generally provide the best noise performance. To analyze this tradeoff between gain and noise, the total noise figure (NF tot ) of a two-stage amplifier made up of identical transistor stages is considered [18] NF tot = 10 log 10 10
where NF is the noise figure and A p is the power gain of a single transistor stage. NF in (1) can be calculated by [19] NF = 10 log 10
where
is the source admittance driving each stage, F min is the minimum noise factor, R n is the noise resistance, and Y opt is the source admittance at minimum noise factor. Y G was assumed to be (1/50) -1 for both stages. The noise parameters of the transistor (i.e., F min , R n , and Y opt ) can be calculated from the so-called thermodynamical model [20] , [21] . The noise figure of each stage can be minimized by transforming its source admittance Y G to Y opt , thereby making the second term in (2) zero. This transformation can be done using appropriate input matching networks. However, this transformation leads to a gain, called associated gain (G A ), which is generally smaller than the MAG as shown in Fig. 6 (a) for a single transistor. Fig. 6 (a) also shows the improvement in the noise figure corresponding to the noise matching (NF min ) over its conjugate matching (NF conj ) counterpart. Note that irrespective of the type of matching, noise figure decreases with temperature. This decrease in noise figure with temperature is related to the corresponding decrease in the thermal resistances of SiC BJTs with temperature [17] . The variation of gain in the first stage also affects NF tot through A p , whose value is equal to MAG for conjugate matching and G A for noise matching. Fig. 6(b) shows the total minimum noise figure (NF min,tot ) and the total associate gain (G A,tot ) of the two-stage amplifier when input matching networks of both stages are optimized for noise performance. It also shows the noise figure (NF conj,tot ) and the total maximum available gain (MAG tot ) when both stages are conjugately matched. It can be seen that by selecting conjugate matching over noise matching, the gain increases by around 118%, whereas noise performance deteriorates by only 15%. This result, combined with the fact that noise is not a critical parameter in IF amplifiers, has motivated the selection of conjugate matching networks for both stages.
B. Circuit Design
The amplifier circuit was designed and simulated using the S-parameters of the BJT, which was the subject of discussion in Sections II-B and III-A. However, the actual amplifier implementation was done using two other BJTs, which were identical to the measured one and located on the same die. This was done primarily because S-parameters of the BJTs used for implementing the amplifier could not be measured as they were fabricated with dc pads. Nevertheless, it is reasonable to assume that due to the close proximity of the BJTs used for design and implementation, their S-parameter dispersion remains low. This assumption was also verified by comparing the measured S-parameters of two identical BJTs located on adjacent dies. The matching networks of the proposed IF amplifier were designed in advanced design system (ADS) by Keysight Technologies using the measured S-parameters. The circuit diagram of the amplifier is shown in Fig. 7 . The 50-conjugate matching is realized with four highlighted L-section networks using lumped capacitors C A = 6 pF, C B = 27 pF and inductors L A = 1050 nH, L B = 202 nH. The two interstage capacitors are replaced by a single equivalent capacitor C Eq = 4.9 pF. V BEx and V CEx represent the biasing base-emitter and collector-emitter voltages, respectively (x is 1 for the first stage and 2 for the second stage). The biasing voltages and the dc ground from the power supply are brought to the circuit using approximately 1.5-m-long cables in conjunction with the dc probing needles (which are not drawn to scale). The selected configuration for the L-sections eliminates the need for additional bias-tees, i.e., dc block capacitors and RF chokes. Both L A and L B , in addition to matching, also act as low-resistance paths for the dc signals. Similarly, matching capacitors C A , C B , and C Eq also function as dc blocks. This reduces the number of passive components and circuit complexity, which in turn improves the circuit reliability at high temperatures. The four bypass capacitors C x = 5.6 nF provide a low impedance path to the ac signals in comparison to the largely inductive path to the power supply via cables and probing needles, thereby preventing signal leakage. The circuit does not require any stabilization network as all the measured devices are unconditionally stable at the measured biasing conditions, frequency ranges, and temperatures.
Rogers-4003C printed circuit board (PCB) was selected for the amplifier implementation. The selected PCB uses a hightemperature substrate that has a glass transition temperature of around 280°C. The matching network inductors were realized with on-PCB spirals, which in turn were designed in the electromagnetic (EM) simulator of ADS. The spacing between the inductor coils and the width of the coils was kept at 0.3 mm for all the inductors. To minimize the area consumption, L A (=1050 nH) was realized by stacking two spiral inductors, one on the top and the other on the bottom metal layer of the PCB. For L B (=202 nH), a single spiral inductor on the top metal layer was used while the crossover was done in the bottom metal layer. The area occupied by L A and L B was 130 and 75 mm 2 , respectively. Fig. 8 shows the gains from the postlayout EM simulation of the amplifier at room temperature. S 21,1 st , S 21,2 nd , and S 21,T represent the gain of the first stage, second stage, and total gain of the two stages, respectively. Although the simulations were performed using the same set of S-parameters for both stages, one can see a slight shift in the center frequency in S 21,1 st and S 21,2 nd due to the asymmetricity in the layouts of two stages. Since the simulated center frequency offset between the two stages is relatively small, S 21,T roughly appears as a scaled version of a single amplifier stage. However, due to the parameter dispersion between the transistors and/or matching networks of multistage amplifiers, the offset in center frequency generally manifests as distinct peaks in the overall measured gain or a trapezoidal shaped gain profile depending on the quality factor of the circuit. As it will be shown in Section IV, the profile of the measured gain is slightly more trapezoidal than the profile of S 21,T .
The IF amplifier was prototyped on a two-layer Rogers-4003C PCB with 35-μm copper metallization and electroless nickel/immersion gold surface finish. NP0 capacitors by Presidio Components Inc., which are rated up to 250°C, were used for matching and bypassing purposes. These were the highest temperature rated capacitors available commercially at the time of selection. Indalloy-151 material (a melting point of 301°C) was selected to solder the aforementioned capacitors to the PCB pads. The chip with the SiC BJTs was diced from the wafer and attached directly to the PCB using a high-temperature alumina adhesive (Resbond 989F) by ChemTech AB. The on-chip BJTs and the PCB traces were connected by 25-μm-thick gold bond wires.
IV. MEASUREMENT RESULTS AND DISCUSSION

A. Measurement Setup
The prototype of the IF amplifier, including the chip containing the BJT used in characterization and designing phase (marked as BJT C ), the two BJTs used for amplifier implementation, and their bond wire connections are shown in Fig. 9 . The PCB occupies a total area of 49 × 46 mm 2 . To provide electrical isolation between the bottom metal of the PCB and the test fixture, a dummy Rogers-4003C PCB (without top metallization) of identical dimensions was glued beneath the original PCB using Resbond 989F. For hightemperature measurements, the circuit was placed on a thermal metallic chuck and the temperature of the chuck (T chk ) was increased in steps from 25°C to 300°C. At each value of T chk , the average equilibrium temperature at the top surface of the PCB (T top ) was measured with an IR thermometer. Although both the T chk and the corresponding T top values are mentioned in this section, the final results of this paper report only T top .
B. Measurement Results
The amplifier prototype was biased with SCS-4200 using high-temperature probing needles, and its S-parameters were measured with Rohde & Schwarz VNA (ZVC series). A VNA source power of −25 dBm was used for the S-parameter measurements. 1-m-long coaxial cables in conjunction with high-temperature RF probes were used to connect the VNA ports to the on-PCB ground-signal-ground I N and OU T pads of the amplifier. Throughout the temperature range, I C and V CB of both amplifier stages were kept at 10 mA and 3 V, respectively. The measured S-parameters of the IF amplifier are shown in Fig. 10 . To distinguish between T chk and T top , the legend entries follow the syntax: T chk (corresponding T top ). Note that the center frequency has shifted down to around 54.6 MHz as compared to its design value of 59 MHz. This frequency deviation can be attributed to the equivalent inductances of L A and L B being different than their simulated values, tolerances in the matching capacitor values, and/or parameter variation of the active devices used for implementing the amplifier as compared to the one used for simulation. The contribution of the first factor to the frequency shift will be discussed shortly. The measured gain (S 21 ) of the IF amplifier is shown in Fig. 10(a) . The maximum measured gain decreases gradually with temperature from 22 dB at T top = 25°C to 16 dB at T top = 251°C. The gain degradation with temperature is attributed to the decrease in the intrinsic gain of the BJTs (refer to Fig. 5 ) as well as due to the losses in the passives of the matching networks and the mismatch losses. The latter effect can be seen in Fig. 10(b) and (c) which shows the input matching (S 11 ) and the output matching (S 22 ) of the amplifier, respectively. Although around the center frequency both S 11 and S 22 degrade with temperature, the amplifier still maintains a reasonable match (S 11 < −7 dB, S 22 < −11 dB) at 54.6 MHz, throughout the entire temperature range.
A single-tone test was carried out to evaluate the linearity of the amplifier. The input of the amplifier was fed with a 54.6-MHz signal, and the power of the input signal (P in ) was swept. The measured gain and output power (P out ) of the amplifier as a function of P in is shown in Fig. 11(a) and (b) , respectively. These plots were used to extract the 1-dB input (P i,1 dB ) and output (P o,1 dB ) compression points, which are shown in Fig. 12 . It can be seen that P i,1 dB improves from −21 dBm at 25°C to −12 dBm at 251°C. However, this apparent improvement in the linearity of the amplifier with temperature is caused by the corresponding gain degradation. This can be seen from P o,1 dB, which remains fairly constant with temperature around 1.4 dBm. The noise figure of the amplifier was measured at 54.6 MHz using the gain method [22] . In the gain method, noise figure is calculated from the measured noise floor of the amplifier output (P Nout ) and its gain by using the relationship
where κ is Boltzmann's constant and T is the temperature. In (3), κ T and P Nout are expressed in dBm/Hz, whereas S 21 and NF tot are represented in dBs. P Nout was measured using Rohde & Schwarz spectrum analyzer (FSQ-26) and the measured noise figure is shown in Fig. 12 . At room temperature, the measured noise figure is 27.8 dB, which is reasonably close to the simulated value of 25.7 dB shown in Fig. 6(b) . Though not as pronounced as predicted in Fig. 6(b) , the measured noise figure also decreases up to T top = 178°C. One potential reason for the difference between the measured and the simulated noise figures can be the degradation of the input matching with temperature. For T top > 178°C, NF tot increases with temperature as the gain of the first stage decreases and, therefore, cannot effectively suppress the noise of the second stage. In Fig. 13(a) , the effective inductances of both L A and L B at room temperature are shown. The measurements were performed on the characterization inductors shown in Fig. 9 . Note that the measured effective inductances of L A and L B are larger than their corresponding simulated values. To evaluate the effect of increased inductances on the frequency shift of the amplifier, we replaced the EM simulated inductors in ADS with their measured counterparts, followed by resimulating the amplifier circuit. The simulated gain of the amplifier at room temperature, using the measured inductors, is shown in Fig. 13(b) . It can be seen that the simulated gain is now centered around 56.3 MHz, implying that the increased effective inductances resulted in a 4.6% decrease in the center frequency from its nominal value of 59 MHz. Although it is generally possible to tune the center frequency, e.g., by adjusting the values of matching network capacitors, no tuning was performed in this paper. Lastly, it can also be seen that the profile of the measured gain is slightly more trapezoidal as compared with the the profile of the simulated gain due to the parameter dispersion between the two stages. The summary of the measurement results is given in Table. I. The three sets of measurement for the amplifier characterization, i.e., gain and matching, linearity, and noise were conducted in separate thermal cycles. The same set of measurements were also performed at I C = 20 and 30 mA (not reported for the sake of brevity) for a total of nine temperature cycles. We observed negligible performance degradation due to thermal cycling, despite the strong coloration of the PCB after high-temperature exposure. Furthermore, we also did not observe any structural failure in the dummy Rogers-4003C PCB which was exposed to 300°C, a value slightly higher than its vendor's specified glass transition temperature of 280°C.
V. CONCLUSION
A high-temperature IF amplifier has been presented in this paper. The amplifier employs a two-stage cascaded topology, and each stage is composed of an in-house SiC BJT in a CE configuration. The measurement results have shown that the proposed amplifier operates reliably up to 251°C, the limiting temperature of our RF measurement setup. At 251°C and 54.6-MHz frequency, it achieves a gain, input, and output matching of 16, −7.5, and −11.2 dB, respectively. The output 1 − dB compression point of the amplifier remains fairly constant with temperature around 1.4 dBm. The amplifier has a maximum power dissipation of 221 mW. The measured performance of the IF amplifier demonstrates its feasibility as a small signal gain block for high-temperature communication receivers.
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